Abstract -This paper presents a shunt active power filter implementation based on Asymmetrical Cascaded Multilevel Converter. A drawback of using such converter in active filter applications is that it requires DC sources with two quadrants operation capability or system coupling trough special transformers in order to avoid voltage-balancing problems.
I. INTRODUCTION
One of the most important parameters to be considered to implement an active filter is the switching frequency of the semiconductor devices. If it is low, the converter does not have the capability of generating the required higher order harmonics. On the other hand, if switching frequency is high, the switching losses increase and, for high power applications, in which the system efficiency is up most priority, the use of PWM inverter can be unviable. In such cases, the use of multilevel converters seems to be a better choice [1] [2] [3] .
In fact, multilevel converters have some other advantages over conventional converters in mid and high power applications, such as: the possibility of making grid connection without use of transformers; avoid additional problems of EMI due to its lower output voltage variation; and achievement of higher power rating without need of problematic series or parallel associations of switches.
On the other hand, there are also some drawbacks to be considered before choosing a multilevel topology as DC/AC converter. Modulation strategies are much more complex than the ones for conventional converters. Nevertheless, the microcontrollers (µC) or Digital Signal Processors (DSP) available in the market does not provide special hardware for implementing multilevel modulation strategies. This drawback is overcome by increasing software complexity and/or extra analog and digital circuitry specially designed for modulation purposes.
Among the better-known multilevel topologies, the Multilevel Cascaded Converter, shown in figure 1, stands out by its reduced number of switches to obtain the same number of output voltage levels [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] . However, it has the drawback of requiring isolated DC sources for each cell. This disadvantage has restricted the utilization of this converter to high power applications where other topologies cannot be used due to the huge number of switches and excessive complexity. The relation among the DC voltages depends on the applications needs, required number of levels of the output voltage, breakdown voltage of the switches, etc.
When different DC sources are used, the so called asymmetric or hybrid cascaded converters, an even higher number of output levels can be reached. This issue has great importance because output filter requirements are minimized and better dynamic performance can be achieved. Nevertheless, only the smallest voltage H-bridge cell operates with PWM while other cells operates at low frequency, as consequence, system efficiency may be improved. For an active power filter that uses two levels PWM converters, the DC source can be substituted by capacitors and the inverter itself controls the DC link voltage [16] .
For active filter implemented with cascaded converter, in which all the cells operate with PWM modulation strategy, the link capacitors voltage can also be individually controlled [5, 8, 11] . For symmetrical cascaded converters operating in staircase output waveform, other control strategies have also been proposed [12] [13] .
In [14] a DC voltage control strategy for the two lowest DC capacitor voltages for asymmetric converters have been proposed. This control strategy differs from others because it does not require that all modules operate in PWM, but only the smallest voltage cell. This paper presents an active power filter system implementation using a three inverter cells cascaded converter, based on this control strategy. Additionally, the third voltage cell, the highest voltage, is also controlled and, hence, no DC voltage source is used. Advantages and limitations of the proposed active power filter system are discussed.
II. MODULATION STRATEGY
The modulation strategy for the asymmetric inverter is shown in figure 2 [15] . This strategy combines PWM modulation for lower voltage cell with low commutation frequency for the other cells. The state of each H-bridge cell is determined by comparisons of reference dependent signals with constant values given by:
The DC sources voltages that produce the maximum number and equally spaced levels, with PWM modulation only in the lower cell, must follow the relationship given by [4, [9] [10] . Figure 3 shows the schematic diagram of the proposed system. As long as the modulation strategy is per phase, the results obtained using this system can be readily extended for a three-phase system. No DC source is connected to the full bridge converters, just voltage-controlled capacitors are used. Figure 4 shows the control strategy of the proposed active power filter system. In order to be possible to control V 1 (t) and V 2 (t) without significant distortion at the output waveform, it is needed to increase the reference voltage of the lower voltage capacitor, V 1 * . The reference voltage for each capacitor was chosen to be:
III. THE PROPOSED SHUNT ACTIVE POWER FILTER
The control technique used for the active power filter operation is the Resistive Load Synthesis (RLS) [16] . This technique minimizes the source current RMS value and, additionally, provides dumping for harmonics, avoiding oscillations due to system resonances [17] . The power converter is controlled in a way that i S (t) has the same shape of the terminal voltage v L (t). The converter is not supposed to handle active power, but, in practice, due to inverter and output inductor losses, the converter consumes some active power, required to keep its DC link voltages at the rated values.
PIs controllers were used for each capacitor voltage. The low pass filters are used to guarantee that just the average variation of V n (t) is considered. Normal operation ripple on capacitors voltage should not be taken into account.
Details about V 2 (t) and V 1 (t) control scheme can be found in [14] .
The voltage V 3 (t) control is based on power balance. Its value is compared with the respective reference and an error signal is generated. A PI controller uses this signal to determine the constant relation between i S (t) and v L (t). If this constant rises, more power is drained from the source and V 3 (t) rises. Nevertheless, if this constant goes down, less power is provided by the source and V 3 (t) decreases. In steady state operation, PI output may reach a constant value that will maintain V 3 (t) value at the rated value. If the PI output varies along the line period, the source reference current will no longer follow v L (t) waveform. For this reason, a low-pass-filter is important to minimize the effects of V 3 (t) ripple and to improve the system stability. Another PI controller was used to track the required reference source current, but other types of controller can also be used in order to try to achieve better results.
The feed forward action can be used to avoid current displacement in the cases that the current controller cut off frequency can not be enough high, due to low switching frequency operation, for example.
IV. IMPLEMENTATION
In order to obtain preliminary experimental results, a small single-phase prototype has been constructed. Controllers gains, maximum allowed limits and cut-off frequency have been chosen based on both, simulation and experimental results. The entire system control has been digitally implemented using a 150MHz -32 bits DSP (TMS320F2812).
All PIs blocks have been built using anti-windup action [19] [20] as shown in figure 4 . The integral limit, L MAX , is defined as:
Another function of the feedforward action is to minimize the maximum current controller range, Y max . This is an advantage because, if the maximum range needed for this PI is narrower, the maximum limits allowed for the anti-wind up action are smaller. This may leads to better dynamic performance during transients.
In order to implement the feedforward action, a single phase PLL (Phased Locked Loop) algorithm based on scalar product was built [18] . Only the fundamental component of the voltage, obtained with the PLL, is added to the output of the current regulator. This is preferable than simply add the source voltage to the output current regulator, because this way the high frequency components present on the source voltage, v L (t), does not pollute the converter reference voltage, v APF * (t), since this PLL algorithm is practically noise free.
It has been implemented digital second order low-pass filters with cut-off frequency set at 90Hz for the three control voltages.
V. SYSTEM START UP
Before the active power filter control takes place, the system must be able to adjust the capacitors voltage next to their reference values. Otherwise, correct modulation won't work properly during active filter action startup.
The final voltages on the DC link capacitors, which are the initial conditions when the filtering action starts, may not follow the expected relation (1.5:2:6).
If all transistors are off, the circuit works as three singlephase series connected rectifiers. Assuming that the series inductance is small, special care must be taken when first connecting the active filter in the power grid in order to avoid excessive current flow though the switches and capacitors over-voltage. A smaller transient happens if the converter is connected at the moment that the source voltage equals the sun of the initial capacitor voltages. If the initial capacitances voltages are zero and the grid connection is performed when the source voltage crosses the zero, the same current charges the tree capacitances up to the moment the sun of their voltages equals the peak source voltage. In such situation, the way the capacitances share peak source voltage depends only on capacitance values. So, the expected relationship between capacitance voltages would be achieved if the values of the capacitances follow the relation (1.5:2:6). Unfortunately, this may not be the case because the total capacitance for each cell depends on both voltage and current expected for each cell. Hence, a special circuit or a start-up routine can be necessary to guarantee that the nominal voltage for each converter is not exceeded.
A simple way for reaching the required initial condition for capacitance voltages uses resistors, as shown in figure 6 . The resistor R sh is sized to limit this initial current. The capacitance of one of the cells can be charged by turning off all its switches and turning on the upper (or lower) switches of the other two cells, as shown in figure 6 . This configuration allows the capacitance C 1 to be charged up to the peak voltage. Though, to avoid over voltage, as soon as V 1 (t) reaches the desired voltage value, V 1 * , the same procedure must be done for the other capacitors. When all capacitors are adequately charged, all switches can be turned off and charging process ceases, because the total DC link voltage (V 1 * + V 2 * + V 3 * ) will higher than the source peak voltage. Additional resistances R 1 , R 2 and R 3 may be needed if the active filter fails. They should also follow the relation (1+0.5:2:6) in order to avoid unbalance and over voltage in such condition.
VI. EXPERIMENTAL RESULTS
The figure 7 shows experimental results obtained from the proposed single-phase active power filter. The switching frequency of the PWM bridge is 15kHz. The sampling frequency is 30kHz. The PI cut-off frequency is 1500Hz. The source voltage used in this test was 133V RMS and the DC sources reference values ( )
, that gives a total DC link voltage The source voltage (ch3) and the compensated source current (ch2) are also shown. This current THD is 12%.
A much better result can be obtained by adding reactors in series with grid voltage (2.5mH) in order to limit the derivative of the load current. Figure 8 shows the results. Now, the compensated current THD is 3.5%. As long as RLS control strategy is concerned, part of the harmonics components in this current is related to the source voltage distortion (THD = 2.0%). This distortion effect can be clearly noticed in figure 9 , in which this signals are shown in detail. The DC voltages control strategy depends on current. It does not work if no current passes thought the converters. Although, it is possible to achieve voltage stability for a reasonable current variation range. Figure 11 shows the transient response for a 100% load variation.
In Figure 12 is shown the start up transient. The capacitors are initially charged and the PLL algorithm is already running. When switching starts, the feedforward action plays a keyhole for minimizing current transients, because it determines a initial converter voltage that is near the source voltage. Without this action, the initial difference between those voltages could be very high and, consequently, an excessive current could result.
Another important issue to be considered is that, by using the start-up procedure described in section V, it is possible to achieve an initial total DC link voltage ( )
∆ that is higher than the source peak voltage. Hence, there is no transient on DC link capacitors voltages. Due to the above-mentioned reasons, almost no initial transient is noticed. 
VII. CONCLUSION
An implementation of a shunt active power filter using asymmetrical cascaded converter is presented. No DC voltage is used and, for this reason, cost and hardware complexity are reduced.
High switching frequency is used only in the small voltage cell while the high voltage cells operate in low frequency. This makes it more suitable for higher power applications than active filters implemented with common six pulses converters. Although, it requires a minimum load current in order to make possible the voltages control.
An important issue to be considered is that experimental results where obtained with thee identical inverters in series, and problems regarding difference in switching time of different cells have not been observed. In order to take full advantage of asymmetrical converters, different converters with different voltage capabilities and switching times may be chosen. The influence of such problems on control stability should be studied.
The authors are also studding a procedure to determine some control parameters. 
